Features of the proposed receiver include the following:
provision of a robust and precise tracking mechanism for carrier frequency offset (CFO) and sampling clock offset (SCO).
• provision of a smart-channel estimation mechanism according to Doppler frequency;
• adoption of a specialized channel interpolation algorithm with increased accuracy of channel estimation in fastfading channels.
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Two circuit design techniques are also adopted in the IC, including:
• implementation of a custom-designed bitreversal architecture with reduced SRAM requirements;
• implementation of a low-complexity highperformance equalizer architecture.
The paper is organized as follows.
Description as well as parameters of the MC-CDMA system are first introduced in Section II. Then, the baseband transceiver function blocks are presented in Section III.
Section IV describes the baseband transceiver architecture and several implementation issues crucial to achieving low power and small area. In Section V, the physical design of the proposed chip and its measurement results are given. Finally Section VI concludes this paper.
II. SYSTEM DESCRIPTION
In Table I , we summarize several important parameters of the proposed MC-CDMA system [7] , [8] . The proposed system uses the same RF frequency and signal bandwidth as those of the 3G standards, i.e., 2 GHz and 5 MHz, since its major goal is to increase the downlink data rate of the current 3G W-CDMA cellular communication system in urban areas.
Moreover, we reserve 5% bandwidth on both ends of the signal band as guard bands.
To facilitate future dual-mode receiver design, the ADC sampling rate is set to 5.76
MHz, 1.5 times the chip rate in the W-CDMA system (3.84 MHz). The channel models provided by 3GPP [9] specify that the maximum excess delays are 2.14 s and over 10 s in typical urban and bad urban areas, respectively, and the highest mobility supported is up to 120 km/h. Accordingly,we set the guard interval to be longer than 10 s. Also, the maximum Dopple integer CFO acquisition [15] .
ARCHITECTURE AND CIRCUIT DESIGN
In the following, the architecture and circuit design of a lowpower downlink baseband receiver will be described. Then, the effectiveness of this design in hardware saving and power saving will be presented.
A. Word Length Optimization
The Table. CONCLUSION In this paper we have presented some methods to optimize the performance of an UWB system based on the MC-CDMA waveform. In particular, we have selected an adjacent subcarrier scheme and introduced a code selection approach to reduce the SI. In addition, the spreading code length effects have been studied versus the coding rate in order to find the best compromise to exploit at best the channel diversity without degrading the performance by introducing too much SI. We can conclude that an optimal working of the MC-CDMA system consists in increasing the spreading factor when the coding rate is getting higher. To complete these results, we have plotted the performance of the SS-MC-MA system for a given spreading code length. We have hereby shown that the optimized new system outper-forms MBOA, which tends to prove that the new waveform is more adapted to face frequency selectivity.
